cad/py-MyHDL/../../cad/py-MyHDL/patches/patch-cosimulation_cver_Makefile.lnx: d4970d90cbabefb580e5ee5656de9ce29979b854eca3d51b5e6886db2dad7133
cad/py-MyHDL/DESCR: 74239894fcb8d636e769089899b54f0d5ae067daa1c7b940f27a53819012046f
cad/py-MyHDL/Makefile.common: 225c51b029d18e353ec9ae3231f124ca19f842ed7c78fa2e933321357c9197f7
cad/py-MyHDL/Makefile: c98aff1d65415b9027652aa57f743bcd4a2b17d29f16a470546556abe7ca496e
cad/py-MyHDL/PLIST: 9f85a143d7abebd643c010ba8e3aaf8464760826abafa32d5ca0f1b06f612bf3
cad/py-MyHDL/distinfo: 69c5ea1dbac8188cf98e2d79d7c5d32a31b766ed61d5b516eed784ecc76d1e24
