<dec f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nv50.h' l='28' type='struct nouveau_disp'/>
<offset>0</offset>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nv50.c' l='868' u='m' c='nv50_disp_base_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nv50.c' l='869' u='m' c='nv50_disp_base_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nv50.c' l='870' u='m' c='nv50_disp_base_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nv50.c' l='1477' u='a' c='nv50_disp_intr_unk20_2'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nv50.c' l='1553' u='a' c='nv50_disp_intr_unk40_0'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nv50.c' l='1622' u='m' c='nv50_disp_intr'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nv50.c' l='1628' u='m' c='nv50_disp_intr'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nvd0.c' l='786' u='m' c='nvd0_disp_base_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nvd0.c' l='787' u='m' c='nvd0_disp_base_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nvd0.c' l='788' u='m' c='nvd0_disp_base_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nvd0.c' l='1153' u='a' c='nvd0_disp_intr_unk2_2'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/disp/nouveau_engine_disp_nvd0.c' l='1329' u='m' c='nvd0_disp_intr'/>
