<dec f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_drv.h' l='250' type='int'/>
<offset>96</offset>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='339' u='r' c='vlv_clock'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='442' u='r' c='pineview_clock'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='457' u='r' c='i9xx_clock'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='476' u='r' c='intel_PLL_is_valid'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='476' u='r' c='intel_PLL_is_valid'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='541' u='w' c='i9xx_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='542' u='r' c='i9xx_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='542' u='w' c='i9xx_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='600' u='w' c='pnv_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='601' u='r' c='pnv_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='601' u='w' c='pnv_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='659' u='w' c='g4x_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='660' u='r' c='g4x_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='660' u='w' c='g4x_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='700' u='w' c='vlv_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='700' u='r' c='vlv_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='700' u='w' c='vlv_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='703' u='r' c='vlv_find_best_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5185' u='r' c='vlv_update_pll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5318' u='r' c='i9xx_update_pll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5320' u='r' c='i9xx_update_pll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5322' u='r' c='i9xx_update_pll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5376' u='r' c='i8xx_update_pll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5378' u='r' c='i8xx_update_pll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5381' u='r' c='i8xx_update_pll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5661' u='w' c='i9xx_crtc_mode_set'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5661' u='r' c='i9xx_crtc_mode_set'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='5755' u='w' c='vlv_crtc_clock_get'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='6568' u='r' c='ironlake_compute_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='6570' u='r' c='ironlake_compute_dpll'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='6637' u='w' c='ironlake_crtc_mode_set'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='6637' u='r' c='ironlake_crtc_mode_set'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='8263' u='w' c='i9xx_crtc_clock_get'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='8266' u='w' c='i9xx_crtc_clock_get'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='8293' u='w' c='i9xx_crtc_clock_get'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='8302' u='w' c='i9xx_crtc_clock_get'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_display.c' l='8304' u='w' c='i9xx_crtc_clock_get'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='52' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='52' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='54' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='54' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='52' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='52' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='54' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='54' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='59' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='59' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='61' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='61' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='59' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='59' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='61' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='61' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='66' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='66' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='68' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='68' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='66' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='66' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='68' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_dp.c' l='68' u='w'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_sdvo.c' l='1104' u='w' c='i9xx_adjust_sdvo_tv_clock'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/i915/intel_sdvo.c' l='1110' u='w' c='i9xx_adjust_sdvo_tv_clock'/>
