<def f='src/src/sys/external/bsd/drm2/dist/drm/radeon/ci_dpm.h' l='124' ll='140'/>
<size>60</size>
<mbr r='ci_clock_registers::cg_spll_func_cntl' o='0' t='u32'/>
<mbr r='ci_clock_registers::cg_spll_func_cntl_2' o='32' t='u32'/>
<mbr r='ci_clock_registers::cg_spll_func_cntl_3' o='64' t='u32'/>
<mbr r='ci_clock_registers::cg_spll_func_cntl_4' o='96' t='u32'/>
<mbr r='ci_clock_registers::cg_spll_spread_spectrum' o='128' t='u32'/>
<mbr r='ci_clock_registers::cg_spll_spread_spectrum_2' o='160' t='u32'/>
<mbr r='ci_clock_registers::dll_cntl' o='192' t='u32'/>
<mbr r='ci_clock_registers::mclk_pwrmgt_cntl' o='224' t='u32'/>
<mbr r='ci_clock_registers::mpll_ad_func_cntl' o='256' t='u32'/>
<mbr r='ci_clock_registers::mpll_dq_func_cntl' o='288' t='u32'/>
<mbr r='ci_clock_registers::mpll_func_cntl' o='320' t='u32'/>
<mbr r='ci_clock_registers::mpll_func_cntl_1' o='352' t='u32'/>
<mbr r='ci_clock_registers::mpll_func_cntl_2' o='384' t='u32'/>
<mbr r='ci_clock_registers::mpll_ss1' o='416' t='u32'/>
<mbr r='ci_clock_registers::mpll_ss2' o='448' t='u32'/>
